Logic design

Results: 1434



#Item
41Adding Storage Simulation Capacities to the SimGrid Toolkit A. Lebre, A. Legrand, F. Suter, P. Veyre Inria, Ecole des Mines de Nantes/LINA CNRS/INRIA/University of Grenoble IN2P3 Computing Center, CNRS

Adding Storage Simulation Capacities to the SimGrid Toolkit A. Lebre, A. Legrand, F. Suter, P. Veyre Inria, Ecole des Mines de Nantes/LINA CNRS/INRIA/University of Grenoble IN2P3 Computing Center, CNRS

Add to Reading List

Source URL: simgrid.gforge.inria.fr

Language: English - Date: 2015-09-29 06:27:30
42Leveraging SMT: Using SMT Solvers to Improve Verification; Using Verification to Improve SMT Solvers Clark Barrett  Christopher L. Conway

Leveraging SMT: Using SMT Solvers to Improve Verification; Using Verification to Improve SMT Solvers Clark Barrett Christopher L. Conway

Add to Reading List

Source URL: fm.csl.sri.com

Language: English - Date: 2010-10-30 16:21:50
43Arasan Chip Systems Announces Additional Sales Territory in Singapore and Vietnam Arasan Chip Systems Announces Additional Sales Territory in Singapore and Vietnam Arasan Chip Systems, Inc.(“Arasan”), a leading provi

Arasan Chip Systems Announces Additional Sales Territory in Singapore and Vietnam Arasan Chip Systems Announces Additional Sales Territory in Singapore and Vietnam Arasan Chip Systems, Inc.(“Arasan”), a leading provi

Add to Reading List

Source URL: www.avant-tek.com

Language: English - Date: 2014-07-31 22:33:49
44MOTOROLA  SEMICONDUCTOR TECHNICAL DATA MC14051B

MOTOROLA SEMICONDUCTOR TECHNICAL DATA MC14051B

Add to Reading List

Source URL: shirase.tk

Language: English - Date: 2004-03-09 05:58:36
45ONLINE DELIBERATION Design, Research, and Practice Edited by Todd Davies and Seeta Peña Gangadharan

ONLINE DELIBERATION Design, Research, and Practice Edited by Todd Davies and Seeta Peña Gangadharan

Add to Reading List

Source URL: delta.northwestern.edu

Language: English - Date: 2013-11-19 23:54:58
46IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 17, NO. 10, OCTOBERA Low-Power Field-Programmable Gate Array Routing Fabric

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 17, NO. 10, OCTOBERA Low-Power Field-Programmable Gate Array Routing Fabric

Add to Reading List

Source URL: www-isl.stanford.edu

Language: English - Date: 2010-03-02 17:25:32
47IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 35, NO. 7, JULYDual-Threshold Voltage Techniques for Low-Power Digital Circuits

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 35, NO. 7, JULYDual-Threshold Voltage Techniques for Low-Power Digital Circuits

Add to Reading List

Source URL: www.cpe.virginia.edu

Language: English - Date: 2016-06-17 11:53:24
48Monolithic Hall Effect ICs EM-series  EM-1711 Shipped in packet-tape reel(5000pcs/Reel)

Monolithic Hall Effect ICs EM-series EM-1711 Shipped in packet-tape reel(5000pcs/Reel)

Add to Reading List

Source URL: www.akm.com

Language: English
49Unleashing the Verification Genie in the Cloud Nikolaj Bjørner Microsoft Research, One Microsoft Way, Redmond, WA, 98074, USA  Abstract Z3 is a state-of-the-art SMT (Satisfiability Modulo Theories)

Unleashing the Verification Genie in the Cloud Nikolaj Bjørner Microsoft Research, One Microsoft Way, Redmond, WA, 98074, USA Abstract Z3 is a state-of-the-art SMT (Satisfiability Modulo Theories)

Add to Reading List

Source URL: fm.csl.sri.com

Language: English - Date: 2010-11-01 03:01:08
50Course Description: ELEC204 is a course targeting electrical and computer engineering students to build the fundamental digital design and experimentation concepts. In this course we will study the combinational logic ci

Course Description: ELEC204 is a course targeting electrical and computer engineering students to build the fundamental digital design and experimentation concepts. In this course we will study the combinational logic ci

Add to Reading List

Source URL: atakangunal.com

Language: English - Date: 2014-10-22 13:26:41